Verific Design Automation Adds UPF 2.0 Support to Growing Parser Platform

2 February 2012, 8:00 am

ALAMEDA, CA-- - Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL front-end solutions, today announced immediate availability of a parser for the IEEE 1801-2009 ...... Read More »

More Topics from "News"

• The Sun Shines Everywhere
• Megan Van Norman and David Van Norman have Joined New Timeshare Resale Team with Selling Timeshares, Inc.
• Selling Timeshares, Inc. Applauds Unanimous Decision in Florida to Adopt the Timeshare Resale Accountability Act
• Alameda Skin Care Spa, Skin Deep Features Two New Additions to Obagi Medical Products Inc.
• Raiders name Tarver defensive coordinator
• Oakland Auto Repair Shop, Alameda Auto Lab Car Repair and Service, Recommends Checking Coolant System
• Raiders name Knapp offensive coordinator
• Alameda Dance Class Studio, West Coast Dance Theatre, Gears up for Annual Dance Revue Production
• Alameda Skin Care Center, Skin Deep Celebrates First Anniversary, Launches Web Store